

**BE Semester- IV<sup>th</sup> (Biomedical Department) Question Bank**

**(DIGITAL DESIGN TECHNIQUES)**

**All questions carry equal marks (10 marks)**

Q.1	Perform the following operation. $(24.6)_{10} = ( \quad )_2$ $(615)_8 = ( \quad )_{16}$ $(725.63)_8 = ( \quad )_2$ $(35.48)_{10} = ( \quad )_{\text{Excess-3}}$
Q.2	Find 10's, 2's, 9's, 1's Complement following value: $(3460)_{10}$ $(7520)_{10}$ $(101110)_2$ $(1110110)_2$
Q.3	Convert Decimal to Binary: $(513)_{10}$ $(676)_{10}$ $(105.3174)_{10}$ $(119)_{10}$
Q.4	Convert Binary to Decimal: $(1110100)_2$ $(1010111)_2$ $(110110)_2$ $(1101.0101)_2$
Q.5	Convert decimal to hexadecimal: $(227)_{10}$ $(876)_{10}$ $(93.76)_{10}$ $(143)_{10}$
Q.6	Convert decimal to octal: $(513)_{10}$ $(676)_{10}$ $(117)_{10}$ $(126.43)_{10}$
Q.7	Solve the following: $(110101)_2 * (1001)_2$ $(100111)_2 - (100101)_2$ $(11100101)_2 - (1100111)_2$ $(1010)_2 * (11)_2$
Q.9	Solve using 10's complement method:  46370 – 09230  3240 – 6730

Q.10	Draw & Explain Half Adder & Full Adder.  $F(x, y, z) = m(2, 4, 6, 7)$ . Find its complement of F [ $F'(x, y, z)$ ] & Derive max term.																																													
Q.11	Perform binary addition of: 24 & 15, 85 & 22.																																													
Q.12	Using 9's & 10's complement: $(350) + (-500)$ & $(250) + (-790)$																																													
Q.13	Define the following: Binary System, combinational logic, computer, digital logic, integrated circuit.																																													
Q.14	Solve using 2's complement:  $(11011)_2 - (111)_2$  $(11010)_2 - (11110)_2$																																													
Q.15	<p>Following Truth Table:</p> <p>a) Express F1 &amp; F2 in products of maxterms.  b) Obtain the simplified function in sums of products.  c) Obtain the simplified function in Products of Sums.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>X</th> <th>Y</th> <th>Z</th> <th>F1</th> <th>F2</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	X	Y	Z	F1	F2	0	0	0	0	0	0	0	1	0	0	0	1	0	1	1	0	1	1	1	1	1	0	0	1	0	1	0	1	0	1	1	1	0	0	1	1	1	1	1	1
X	Y	Z	F1	F2																																										
0	0	0	0	0																																										
0	0	1	0	0																																										
0	1	0	1	1																																										
0	1	1	1	1																																										
1	0	0	1	0																																										
1	0	1	0	1																																										
1	1	0	0	1																																										
1	1	1	1	1																																										
Q.16	Prove that NOR Gate is a Universal gate by drawing AND, OR, NOT, EX-OR using NOR																																													
Q.17	Prove that NAND Gate is a Universal gate by drawing AND, OR, NOT, EX-OR using NAND.																																													
Q.18	Perform $F(x, y, z) = \sum m(0, 7, 8, 9, 10, 12) + \sum d(2, 5, 13)$																																													
Q.19	Solve using Mccluskey Method. $F(w, x, y, z) = \sum(0, 2, 3, 6, 7, 8, 10, 12, 13)$																																													
Q.20	Solve using K-MAP Method: A) $Y = \overline{A}B\overline{C}\overline{D} + ABC\overline{D} + A\overline{B}C\overline{D} + A\overline{B}CD + A\overline{B}C\overline{D} + ABC\overline{D} + \overline{A}BCD + \overline{A}BC\overline{D}$ B) $F(w, x, y, z) = \sum(1, 3, 4, 6, 8, 10, 12, 14)$ .																																													

Q.21	Explain the following in detail:RS FLIP FLOP, JK FLIP FLOP
Q.22	Draw & explain logic gates along with input output signals.
Q.23	Discuss different logic families in detail.
Q.24	What do you mean by multiplexer, Demultiplexer, encoder & decoder? Differentiate between them.
Q.25	Explain 4-bit synchronous & asynchronous up & down counter.
Q.26	What is counter? Explain in detail ripple counter
Q.27	Explain in detail 4 bit right & left shift register.
Q.28	Write a short note on RAM & ROM.
Q.29	Elaborate On I <sup>2</sup> L, ECL, MOS, CMOS.
Q.30	Explain HDL based Digital design.
Q.31	Draw & explain even & odd parity generator using EX-OR gates.
Q.32	Explain the following in detail:T FLIP FLOP, D FLIP FLOP
Q.33	Explain in detail combinational PLDs.
Q.34	Draw & explain latch using NAND gates.
Q.35	Draw & explain latch using NOR gates
Q.36	Explain Codes for Detecting and Correcting Errors.
Q.37	What do you mean by three state devices? Explain comparator in detail.
Q.38	What do you understand by ALU? Explain its design in detail.
Q.39	Implement the following using don't care condition. Assume that both the normal & complement inputs are available: (With no more than 2 nor gates)  $F = A'B'C' + AB'D + A'B'CD'$ $d = ABC + AB'D'$
Q.40	Convert the following into other canonical form:  $F(A,B,C,D) = \Sigma(0,2,6,11,12,13)$ $F(A,B,C,D) = \Pi(0,1,2,3,4,6,12)$